Digital audio inputs and outputs can be 32, 24, 20, or 16 bits. The CS8421 is a 32-bit, high-performance, monolithic CMOS stereo asynchronous sample-rate converter. − Any compound device to support USB HUB function − PC motherboard USB hub, Ducking of notebook
Internal power-fail detection for ESD recovery. Improved output drivers with slew-rate control for EMI reduction. PLL embedded with external 12 MHz crystal. Automatic switching between self-powered and bus-powered modes. Support both individual and gang modes of power management and over-current detection for downstream ports. Each downstream port supports two-color status indicator, with automatic and manual modes compliant to USB specification Revision 2.0. This is the most cost effective solution for TT 
− Single TT shares the same TT control logics for all downstream port devices.
Single Transaction Translator (TT) architecture. − Support downstream port configuration by reading external EEPROM − Support customized PID, VID by reading external EEPROM − Backward compatible to USB specification Revision 1.1 − 1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload) − Downstream ports support HS, FS, and low-speed (LS) traffic − Upstream port supports both high-speed (HS) and full-speed (FS) traffic Compliant to USB specification Revision 2.0. The bandwidths of high speed, full speed, and low speed are 480 Mbps, 12 Mbps, and 1.5 Mbps respectively. When GL850 is connected to an USB2.0 host/hub, it works as an USB2.0 hub the upstream port will operate in high-speed (HS) and the downstream port can operate in high-speed, full-speed, or low-speed. When GL850 is connected to an USB1.1 host/hub, it works just like an USB1.1 hub the upstream port will operate in full-speed (FS) and the downstream port can operate in full-speed or low-speed (LS). 
GL850 can be connected to an USB1.1 host/hub or an USB2.0 host/hub. GENERAL DESCRIPTIONGL850 is a 4-port standard Universal Serial Bus (USB) hub controller complies with Universal Serial Bus Specification Revision 2.0.
0 kommentar(er)
